Combinational circuits or logic networks are an assembly of Logic gates designed to model a boolean function.
The logic values that appear on the output signals represent the boolean function of the current configuration of input signals.
A circuit should be simplified to use a minimal number of gates. This optimises for both reduced component cost and potentially reduced computation time.
This can be performed either by algebraic simplification using Boolean algebra#Laws or through the use of a K-Map.